37C3 - Place & route on silicon

Transforming circuit descriptions into physical chip layouts, a crucial process that requires careful timing, design rules, and routing strategies, with a focus on efficiency, manufacturability, and verification.

Key takeaways

Place and route on silicon is the process of transforming a circuit description into a physical layout on a chip.
Timing is important, as longer wires can cause signal delay and propagate errors.
A design rule constraint system is essential, as it defines the rules for wire routing and ensures manufacturability.
Global placement and routing are crucial steps, as they determine the physical location and connections of components on the chip.
Maze routing can be used to navigate obstacles and minimize wire length.
Standard cells, such as logic gates, are used to build circuits; they are flexible enough to be used for many different applications.
The goal of place and route is to create a compact and efficient physical layout that meets the design rules and manufacturing constraints.
The fabricator typically provides a foundry process design kit (PDK) that defines the allowed structures and materials.
Proprietary tools and software are commonly used in the place and route process, but open-source alternatives like ISOIS and EPLACE exist for FPGA toolchains.
Verification and simulation are important steps to ensure the correctness and timing of the circuit.
Difficulties in place and route include constraints, obstacles, and the need to balance competing factors.
The Open Road project is an open-source toolchain for digital integrated circuits on silicon.
The internet has a strong interest in place and route, with many online forums and resources available.

37C3 - Place & route on silicon

More talks